

QORVO

SiC JFET Division

Is Now Part of

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

onsemi and **onsemi** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

DATASHEET

UJ4SC075018L8S

Silicon Carbide (SiC) Cascode JFET - EliteSiC, Power N-Channel, TOLL, 750 V, 18 mohm



Rev B, January 2025

Description

The UJ4SC075018L8S is a 750V, 18mΩ G4 SiC FET. It is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving MO-229 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- ◆ On-resistance $R_{DS(on)}$: 18mΩ (typ)
- ◆ Operating temperature: 175°C (max)
- ◆ Excellent reverse recovery: Q_{rr} = 128nC
- ◆ Low body diode V_{FSD} : 1.14V
- ◆ Low gate charge: Q_G = 37.8nC
- ◆ Threshold voltage $V_{G(th)}$: 4.8V (typ) allowing 0 to 15V drive
- ◆ Low intrinsic capacitance
- ◆ ESD protected, HBM class 2
- ◆ MO-229 package for faster switching, clean gate waveforms



Part Number	Package	Marking
UJ4SC075018L8S	MO-229	UJ4SC075018

Typical applications

- ◆ Solid state relays and circuit-breakers
- ◆ Line rectification and active-bridge rectification circuits in AC/DC front-ends
- ◆ EV charging
- ◆ PV inverters
- ◆ Switch mode power supplies
- ◆ Power factor correction modules
- ◆ Motor drives
- ◆ Induction heating



Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
		AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	I_D	$T_C < 118^\circ\text{C}$	53	A
Pulsed drain current ²	I_{DM}	$T_C = 25^\circ\text{C}$	208	A
Single pulsed avalanche energy ³	E_{AS}	L=15mH, $I_{AS} = 3.6\text{A}$	97.2	mJ
SiC FET dv/dt Ruggedness	dv/dt_{rug}	$V_{DS} < 500\text{V}$	200	V/ns
Power dissipation	P_{tot}	$T_C = 25^\circ\text{C}$	349	W
Maximum junction temperature	$T_{J,max}$		175	$^\circ\text{C}$
Operating and storage temperature	T_J, T_{STG}		-55 to 175	$^\circ\text{C}$
Reflow soldering temperature	T_{solder}	reflow MSL 1	260	$^\circ\text{C}$

- Limited by bondwires
- Pulse width t_p limited by $T_{J,max}$
- Starting $T_J = 25^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.33	0.43	$^\circ\text{C/W}$

Electrical Characteristics ($T_J = +25^\circ\text{C}$ unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Drain-source breakdown voltage	BV_{DS}	$V_{GS}=0V, I_D=1mA$	750			V
Total drain leakage current	I_{DSS}	$V_{DS}=750V, V_{GS}=0V, T_J=25^\circ\text{C}$		1.3	45	μA
		$V_{DS}=750V, V_{GS}=0V, T_J=175^\circ\text{C}$		20		
Total gate leakage current	I_{GSS}	$V_{DS}=0V, T_J=25^\circ\text{C}, V_{GS}=-20V / +20V$		4.7	20	μA
Drain-source on-resistance	$R_{DS(on)}$	$V_{GS}=12V, I_D=50A, T_J=25^\circ\text{C}$		18	23	m Ω
		$V_{GS}=12V, I_D=50A, T_J=125^\circ\text{C}$		29		
		$V_{GS}=12V, I_D=50A, T_J=175^\circ\text{C}$		37		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}=5V, I_D=10mA$	4	4.8	6	V
Gate resistance	R_G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Diode continuous forward current ¹	I_S	$T_C < 118^\circ\text{C}$			53	A
Diode pulse current ²	$I_{S,pulse}$	$T_C=25^\circ\text{C}$			208	A
Forward voltage	V_{FSD}	$V_{GS}=0V, I_S=20A, T_J=25^\circ\text{C}$		1.14	1.46	V
		$V_{GS}=0V, I_S=20A, T_J=175^\circ\text{C}$		1.35		
Reverse recovery charge	Q_{rr}	$V_{DS}=400V, I_S=50A, V_{GS}=-0V, R_G=50\Omega$		128		nC
Reverse recovery time	t_{rr}	di/dt=1500A/ μs , $T_J=25^\circ\text{C}$		26.4		ns
Reverse recovery charge	Q_{rr}	$V_{DS}=400V, I_S=50A, V_{GS}=-0V, R_G=50\Omega$		138		nC
Reverse recovery time	t_{rr}	di/dt=1500A/ μs , $T_J=150^\circ\text{C}$		28		ns

Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Input capacitance	C_{iss}	$V_{DS}=400V, V_{GS}=0V$ $f=100kHz$		1414		pF
Output capacitance	C_{oss}			118		
Reverse transfer capacitance	C_{rss}			2		
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}=0V$ to $400V$, $V_{GS}=0V$		150		pF
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}=0V$ to $400V$, $V_{GS}=0V$		280		pF
C_{oss} stored energy	E_{oss}	$V_{DS}=400V, V_{GS}=0V$		12		μJ
Total gate charge	Q_G	$V_{DS}=400V, I_D=50A$, $V_{GS} = 0V$ to $15V$		37.8		nC
Gate-drain charge	Q_{GD}			8		
Gate-source charge	Q_{GS}			11.8		
Turn-on delay time	$t_{d(on)}$	Note 4, $V_{DS}=400V, I_D=50A$, Gate Driver = $0V$ to $+15V$, Turn-on $R_{G,EXT}=1\Omega$, Turn-off $R_{G,EXT}=50\Omega$ Inductive Load, FWD: same device with $V_{GS} = 0V, R_G = 50\Omega$, $T_J=25^\circ C$		13.6		ns
Rise time	t_r			26.4		
Turn-off delay time	$t_{d(off)}$			134		
Fall time	t_f			18.4		
Turn-on energy	E_{ON}			234		
Turn-off energy	E_{OFF}		216		μJ	
Total switching energy	E_{TOTAL}		450			
Turn-on delay time	$t_{d(on)}$	Note 4, $V_{DS}=400V, I_D=50A$, Gate Driver = $0V$ to $+15V$, Turn-on $R_{G,EXT}=1\Omega$, Turn-off $R_{G,EXT}=50\Omega$ Inductive Load, FWD: same device with $V_{GS} = 0V, R_G = 50\Omega$, $T_J=150^\circ C$		13		ns
Rise time	t_r			31		
Turn-off delay time	$t_{d(off)}$			136		
Fall time	t_f			18.4		
Turn-on energy	E_{ON}			272		
Turn-off energy	E_{OFF}		258		μJ	
Total switching energy	E_{TOTAL}		530			

4. Measured with the half-bridge mode switching test circuit in Figure 23.

Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_j = -55^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 2. Typical output characteristics at $T_j = 25^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 3. Typical output characteristics at $T_j = 175^\circ\text{C}$, $t_p < 250\mu\text{s}$




Figure 4. Normalized on-resistance vs. temperature at $V_{GS} = 12\text{V}$ and $I_D = 50\text{A}$




Figure 5. Typical drain-source on-resistances at $V_{GS} = 12V$




Figure 6. Typical transfer characteristics at $V_{DS} = 5V$




Figure 7. Threshold voltage vs. junction temperature at $V_{DS} = 5V$ and $I_D = 10mA$




Figure 8. Typical gate charge at $V_{DS} = 400V$ and $I_D = 50A$




Figure 9. 3rd quadrant characteristics at $T_J = -55^\circ\text{C}$




Figure 10. 3rd quadrant characteristics at $T_J = 25^\circ\text{C}$




Figure 11. 3rd quadrant characteristics at $T_J = 175^\circ\text{C}$




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0\text{V}$




Figure 13. Typical capacitances at $f = 100\text{kHz}$ and $V_{GS} = 0\text{V}$




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance




Figure 17. Safe operation area at $T_C = 25^\circ\text{C}$, $D = 0$, Parameter t_p




Figure 18. Reverse recovery charge Q_{rr} vs. junction temperature at $V_{DS} = 400\text{V}$




Figure 19. Clamped inductive switching energy vs. drain current at $V_{DS} = 400\text{V}$ and $T_J = 25^\circ\text{C}$




Figure 20. Clamped inductive switching turn-on energy vs. $R_{G,EXT,ON}$ at $V_{DS} = 400\text{V}$ and $I_D = 50\text{A}$




Figure 21. Clamped inductive switching turn-off energy vs. $R_{G_EXT_OFF}$ at $V_{DS} = 400V$ and $I_D = 50A$




Figure 22. Clamped inductive switching energy vs. junction temperature at $V_{DS} = 400V$ and $I_D = 50A$




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ($R_s = 2.5\Omega$, $C_s = 100nF$) is used to reduce the power loop high frequency oscillations.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.


Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

PACKAGE OUTLINE




SYMBOL	TO-LL Value	
	Min	Max
A	2.15	2.45
A1	1.80 REF	
b	0.65	0.90
b1	9.65	9.95
b3	1.10	1.30
c	0.40	0.60
D	10.18	10.58
D1	10.88	11.28
D2	3.15	3.45
D4	4.40	4.70
E	9.70	10.10
E1	7.95	8.25
E2	0.60	0.80
e	1.20 BSC	
H	11.48	11.88
H1	6.80	7.10
i	0.10 REF	
j1	0.46 REF	
j2	0.20 REF	
K	2.80 REF	
L	1.40	2.10
L1	0.50	0.90
L2	0.48	0.72
L3	0.30	0.80
Q	6.80 REF	
R	3.00	3.20

Note:


1. All dimensions in millimeters
2. Dimensions does not include Burrs and Mold Flashes

PART MARKING




PACKING TYPE


Carrier Tape



Reel



All dimensions in millimeters
Quantity per Reel: 2000 units

	TOLL PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 4 of 4
	DS_TOLL	Rev B

DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
A	10/13/2023	Initial Production Release	Glenn Galang
B	01/31/2024	Corrected device orientation inside carrier tape pocket (Page 3)	Glenn Galang

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales