

## **SiC JFET Division**

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall ind















# Silicon Carbide (SiC), Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 750V, 18 mohm


Rev. B, January 2025

### Description

The UJ4SC075018B7S is a 750V,  $18m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

### **Features**

- On-resistance R<sub>DS(on)</sub>: 18mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 125nC
- ◆ Low body diode V<sub>FSD</sub>: 1.14V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- ◆ Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- D<sup>2</sup>PAK-7L package for faster switching, clean gate waveforms



DATASHEET

UJ4SC075018B7S

Part Number	Package	Marking
UJ4SC075018B7S	D <sup>2</sup> PAK-7L	UJ4SC075018B7S







### **Typical applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating















## Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		750	V
Gate-source voltage	$V_{GS}$	DC	-20 to +20	V
Gate-Source voitage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current <sup>1</sup>		T <sub>C</sub> = 25°C	72	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	52	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	208	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	$L=15$ mH, $I_{AS}=3.6$ A	97.2	mJ
SiC FET dv/dt Ruggedness	dv/dt <sub>rug</sub>	$V_{DS} \leq 500V$	200	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	259	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J,T_STG$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	245	°C

- 1. Limited by  $T_{\text{\scriptsize J,max}}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

### **Thermal Characteristics**

Parameter	Symbol	Test Conditions		Value		Units
	Symbol Test Condition	rest Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.45	0.58	°C/W















## Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

## Typical Performance - Static

Parameter	Symbol Test Conditions –		Value			Units	
rai affictei	Symbol	rest Conditions	Min	Тур	Max	Offics	
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	750			V	
Total drain lookaga surrent		V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		1.3	45	^	
Total drain leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		20		μΑ	
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		4.7	±20	μА	
		$V_{GS}$ =12V, $I_{D}$ =50A, $T_{J}$ =25°C		18	23		
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =125°C		29		mΩ	
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =175°C		37			
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V	
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω	

## Typical Performance - Reverse Diode

Damaraahan	Cb. al	Test Conditions	Constitution		Value		
Parameter	Symbol	lest Conditions	Min	Тур	Max	Units	
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			72	Α	
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			208	Α	
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.14	1.46	V	
Torward voltage	▼ F2D	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35			
Reverse recovery charge	Q <sub>rr</sub>	$V_{DS}$ =400V, $I_{S}$ =50A, $V_{GS}$ =-0V, $R_{G\_EXT}$ =50 $\Omega$		125		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=1400A/μs, T <sub>J</sub> =25°C		12.5		ns	
Reverse recovery charge	Q <sub>rr</sub>	$V_{DS}$ =400V, $I_{S}$ =50A, $V_{GS}$ =-0V, $R_{G\_EXT}$ =50 $\Omega$		128		nC	
Reverse recovery time	t <sub>rr</sub>	di/dt=1400A/μs, Τ <sub>J</sub> =150°C		14.4		ns	













## Typical Performance - Dynamic

Danamatan	Cbl	Took Conditions		Value		Units	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		1414			
Output capacitance	C <sub>oss</sub>	f=100kHz		118		pF	
Reverse transfer capacitance	$C_{rss}$	1-100KHZ		2			
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		150		pF	
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		280		pF	
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	$V_{DS}$ =400V, $V_{GS}$ =0V		12		μЈ	
Total gate charge	$Q_{G}$	- V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		37.8			
Gate-drain charge	$Q_{GD}$	$V_{DS} = 400V, I_D = 50A,$ $V_{GS} = 0V \text{ to } 15V$		8		nC	
Gate-source charge	$Q_{GS}$			11.8			
Turn-on delay time	t <sub>d(on)</sub>	Note 4, V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		13			
Rise time	t <sub>r</sub>			23		nc	
Turn-off delay time	t <sub>d(off)</sub>	Gate Driver = $0V \text{ to } +15V$ , Turn-on $R_{G,EXT} = 1\Omega$ ,		136		ns	
Fall time	$t_f$	Turn-off $R_{G,EXT}$ =50 $\Omega$		17.6			
Turn-on energy	E <sub>ON</sub>	Inductive Load, FWD: same device with		209			
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = 0V, R_G = 50\Omega,$		212		μЈ	
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =25°C		421			
Turn-on delay time	t <sub>d(on)</sub>	Note 4,		10.5			
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		26		nc	
Turn-off delay time	t <sub>d(off)</sub>	Gate Driver = 0V to +15V, Turn-on $R_{G,EXT}$ =1 $\Omega$ ,		146		ns	
Fall time	$t_f$	Turn-off $R_{G,EXT}$ =50 $\Omega$		20			
Turn-on energy	E <sub>ON</sub>	Inductive Load, FWD: same device with		245			
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = 0V, R_G = 50\Omega,$		248		μЈ	
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =150°C		493			

<sup>4.</sup> Measured with the half-bridge mode switching test circuit in Figure 23.













## Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions		Value		Units
Parameter	Зуппоп	rest Conditions	Min	Тур	Max	Offics
Turn-on delay time	t <sub>d(on)</sub>			19		
Rise time	t <sub>r</sub>	Note 5 and 6,		27		nc
Turn-off delay time	t <sub>d(off)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate Driver =0V to +15V,		41.6		- ns
Fall time	t <sub>f</sub>	$R_{G,EXT}=1\Omega$ , inductive Load,		10.4		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	FWD: same device with $V_{GS}$		169		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>	= 0V and $R_G = 1\Omega$ , RC snubber: $R_S = 10\Omega$ and		149		
Total switching energy	E <sub>TOTAL</sub>	$C_S$ =300pF,		318		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>	T <sub>J</sub> =25°C		5		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			8.5		
Turn-on delay time	t <sub>d(on)</sub>			17		
Rise time	t <sub>r</sub>	Note 5 and 6,		29		nc
Turn-off delay time	t <sub>d(off)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate Driver =0V to +15V,		41		ns
Fall time	t <sub>f</sub>	$R_{G,EXT}=1\Omega$ , inductive Load,		9		
Turn-on energy including R <sub>S</sub> energy	E <sub>ON</sub>	FWD: same device with V <sub>GS</sub>		198		
Turn-off energy including R <sub>S</sub> energy	E <sub>OFF</sub>	= 0V and $R_G = 1\Omega$ , RC snubber: $R_S = 10\Omega$ and $C_S = 300 pF$ , $T_J = 150 ^{\circ}C$		153		
Total switching energy	E <sub>TOTAL</sub>			351		μЈ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			5		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			7		1

<sup>5.</sup> Measured with the switching test circuit in Figure 24.

<sup>6.</sup> In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.





160















120 Drain Current, I<sub>D</sub> (A) **--** Vgs = 15V - Vgs = 9V 80 Vgs = 8VVgs = 7V**-** Vgs = 6.5V 40 Vgs = 6V2 9 1 5 10 6 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J = 25$ °C, tp <  $250\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 50A

















Tj = -55°C Tj = 25°C Drain Current, I<sub>D</sub> (A) Tj = 175°C Gate-Source Voltage,  $V_{GS}(V)$ 

Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V



Gate-Source Voltage, V<sub>GS</sub> (V) Vds = 400V -5 -10 Gate Charge, Q<sub>G</sub> (nC)

Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $I_D$  = 50A





0








-1

0






-- Vgs = - 5V Vgs = 0V -20 **–** Vgs = 5V Drain Current, I<sub>D</sub> (A) **-** Vgs = 8V -40 -60 -80 -3 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at  $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C

Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 
















80 40 40 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>c</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS} = 0V$ 

Figure 14. DC drain current derating




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_D$ 




Figure 18. Reverse recovery charge Qrr vs. junction temperature at Vds = 400V




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_J$  = 25°C




Figure 20. Clamped inductive switching turn-on energy vs.  $R_{G,EXT\_ON}$ 

















600 500 Switching Energy (µJ) Etot 400 • Eon Eoff 300 200  $V_{DS} = 400V, V_{GS} = 0V/15V,$ 100  $R_{G ON} = 1\Omega, R_{G OFF} = 50\Omega,$ 0 150 0 25 75 125 50 100 175 Junction Temperature, T<sub>1</sub> (°C)

Figure 21. Clamped inductive switching turn-off energy vs.  $R_{G,EXT\_OFF}$ 

Figure 22. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_{D}$  = 50A






Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_{BS}$  = 2.5 $\Omega$ ,  $C_{BS}$ =100nF) is used to reduce the power loop high frequency oscillations.

Figure 24.Schematic of the half-bridge mode switching test circuit with device RC snubbers (Rs =  $10\Omega$ , Cs = 300pF) and a bus RC snubber (R<sub>BS</sub> =  $2.5\Omega$ , C<sub>BS</sub>=100nF).













### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com


### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO263-7L MARKING,	TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION					
DS_TO_26	Rev D					

#### **PACKAGE OUTLINE**



7L-D2PAK					
SYM	М	М	IN	CH	
SYM	Min	Max	Min	Max	
Α	4.30	4.56	.169	.180	
A1	0.00	0.25	.000	.010	
A2	2.45	2.75	.096	.108	
b	0.50	0.70	.020	.028	
b1	0.50		.020	-	
С	0.40	0.60	.016	.024	
c1	0.40	-	.016		
c2	1.20	1.40	.047	.055	
D	8.93	9.23	.352	.363	
D1	4.65	4.95	.183	.195	
D2	7.90 8.10 .311		.311	.319	
e	1.27	BSC	.050 BSC		
E	10.08	10.28	.397	.405	
E1	6.82	7.62	.269	.300	
E2	6.50	8.60	.256	.339	
E3	3.50	3.70	.138	.146	
Н	15.00	16.00	.591	.630	
H1	6.68	6.88	.263	.271	
H3	7.31	REF.	.287	REF	
L	1.90	2.50	.075	.098	
L1	0.98	1.42	.039	.056	
L3	0.25	BSC	.0098	BSC	
L4	5.22	REF	.205	REF	
ØP1	0.65	0.85	.026	.033	
ØP2	1.40	1.60	.055	.063	


#### Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION LIS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION			PART	Page <b>2</b> of <b>4</b>
DS_TO_263_7L				Rev D

#### **PART MARKING**



Template: FOR-000530 Rev G



TO263-7L	(D2PAK-7L)	PACKAGE	OUTLINE,	PART
MARKING,	TAPE AND RE	<b>EL SPECIFIC</b>	ATION	


DS\_TO\_263\_7L

Page **3** of **4** 

Rev D


### **PACKING TYPE**

### Carrier Tape



Exte	erior	size	
	W1	16.9±0.1	
Spec	W2	1.3±0.1	
'	W3	1.0±0.1	
	W1	17.2±0.1	0
Spec 2	W2	1.8±0.1	<b>(b)</b>
	W3	0.85±0.1	0

### Reel



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



#### **DISCLAIMER**

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

#### **REVISION HISTORY**

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales