

SiC JFET Division

Is Now Part of



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall ind


















UF3C065080B3



Part Number	Package	Marking
UF3C065080B3	D ² PAK-3L	UF3C065080B3







Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-3L, 650 V, 80 mohm

Rev. C, January 2025

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the $\rm D^2PAK\text{-}3L$ package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- Typical on-resistance $R_{DS(on),typ}$ of $80m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating















Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		650	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	25	Α
	I _D	T _C = 100°C	18.2	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	65	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =2.1A	33	mJ
Power dissipation	P _{tot}	T _C = 25°C	115	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	245	°C

- 1. Limited by $T_{J,\text{max}}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Darameter	Symbol	Test Conditions		Units		
Parameter	Symbol	rest Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			1	1.3	°C/W















Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Units			
Parameter	Syllibol	Test Conditions	Min	Тур	Max	Offics	
Drain-source breakdown voltage	BV _{DS}	BV_{DS} $V_{GS}=0V, I_D=1mA$				V	
Total drain leakage current		V _{DS} =650V, V _{GS} =0V, T _J =25°C		6	100	^	
	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J =175°C		40		μΑ	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μА	
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =20A, T_{J} =25°C		80	100	mΩ	
Drain source on resistance	(on)	V _{GS} =12V, I _D =20A, T _J =175°C	141			11122	
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_D =10mA	4	5	6	V	
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Davamatav	Symbol	Toot Conditions		Units			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Offics	
Diode continuous forward current ¹	I _S	T _C =25°C			25	Α	
Diode pulse current ²	I _{S,pulse}	T _C =25°C			65	Α	
Forward voltage	V_{FSD}	V _{GS} =0V, I _S =10A, T _J =25°C		1.5	2	V	
	130	V _{GS} =0V, I _S =10A, T _J =175°C		1.75			
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =20A, V_{GS} =-5V, R_{G_EXT} =10 Ω		119		nC	
Reverse recovery time	t _{rr}	di/dt=2200A/μs, Τ _J =25°C		16		ns	
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =20A, V_{GS} =-5V, R_{G_EXT} =10 Ω		73		nC	
Reverse recovery time	t _{rr}	di/dt=2200A/μs, Τ _J =150°C		11		ns	















Typical Performance - Dynamic

Davarratar	Cumphal	Test Conditions		Value		Units	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Input capacitance	C_{iss}	V _{DS} =100V, V _{GS} =0V		1500			
Output capacitance	C_{oss}	f=100kHz		104		pF	
Reverse transfer capacitance	C_{rss}	1-100KH2		2.6			
Effective output capacitance, energy related	$C_{oss(er)}$	V _{DS} =0V to 400V, V _{GS} =0V		77		pF	
Effective output capacitance, time related	$C_{oss(tr)}$	V _{DS} =0V to 400V, V _{GS} =0V		176		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		6.2		μJ	
Total gate charge	Q_{G}	\/ -400\/ I -20A		51			
Gate-drain charge	Q_{GD}	V_{DS} =400V, I_{D} =20A, V_{GS} = -5V to 15V		11		nC	
Gate-source charge	Q_{GS}	VGS - 3V tO 13V		19			
Turn-on delay time	$t_{d(on)}$			25			
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate		13]	
Turn-off delay time	$t_{d(off)}$	Driver =-5V to +15V,		50		ns ns	
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		12			
Turn-on energy including R _S energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =22 Ω Inductive Load,		164			
Turn-off energy including R _S energy ⁴	E _{OFF}	FWD: same device with		24			
Total switching energy including R _s energy ⁴	E _{TOTAL}	V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and		188		μJ	
Snubber R _S energy during turn-on	E _{RS_ON}	C _S =100pF, T _J =25°C		0.95			
Snubber R _S energy during turn-off	E _{RS_OFF}			1.52			
Turn-on delay time	t _{d(on)}			20			
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate		13			
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		52		ns	
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		12			
Turn-on energy including R _S energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =22 Ω Inductive Load,		140			
Turn-off energy including R _S energy ⁴	E _{OFF}	FWD: same device with		23			
Total switching energy including R_S energy ⁴	E _{TOTAL}	V_{GS} = -5V and R_{G} = 22 Ω , RC snubber: R_{S} =5 Ω and		163		μЈ	
Snubber R _S energy during turn-on	E _{RS_ON}	C _S =100pF, T _J =150°C		0.93			
Snubber R _S energy during turn-off	E _{RS_OFF}	7		1.43		1	

 $^{4. \} The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.$















Typical Performance Diagrams



60 50 Drain Current, I_D (A) 40 30 Vgs = 15V Vgs = 8V 20 - Vgs = 7V - Vgs = 6.5V 10 - Vgs = 6V 0 1 2 3 5 10 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, $tp < 250\mu s$






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 20A






















Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 400V and I_{D} = 20A


















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$



















30 25 DC Drain Current, I_D (A) 20 15 10 5 0 25 50 75 100 125 150 175 -75 -50 -25 0 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating



Thermal Impedance, $Z_{\theta JC}$ (°C/W) -D = 0.50.1 D = 0.3D = 0.1**-** D = 0.05 ··· D = 0.02 0.01 -D = 0.01Single Pulse 0.001 1.E-06 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 Pulse Time, t_p (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















140 120 100 Qrr (nC) 80 60 $V_{DS} = 400V, I_{S} = 20A,$ $di/dt = 2200A/\mu s$, 40 $V_{GS} = -5V$, $R_G = 10\Omega$ 20 0 25 0 50 75 100 125 150 175 Junction Temperature, T_J (°C)

Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_D

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at T_J = 25°C, turn-on R_{G_EXT} = 1Ω , and turn-off R_{G_EXT} = 22Ω






















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor R_{G_EXT}



(a)




Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor R_{G_EXT}






















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 20A$






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at I_D = 20A and T_J = 25°C
















Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_S = 5\Omega$ and $C_S = 100$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com














Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

PACKAGE OUTLINE




SYM	INC	HES	MILLIN	METERS	
	MIN	MAX	MIN	MAX	
A	0.160	0.190	4.064	4.826	
A1	0.000	0.010	0.00	0.254	
A2	0.087	0.114	2.20	2.8956	
b	0.020	0.039	0.508	0.9906	
b2	0.045	0.07	1.143	1.778	
С	0.015	0.029	0.381	0.7366	
c2	0.045	0.065	1.143	1.651	
D	0.330	0.380	8.382	9.652	
D1	0.270	0.330	6.858	8.37	
е	0.100) BSC	2.54	BSC	
E	0.380	0.420	9.652	10.668	
E1	0.245	0.330	6.223	8.37	
Н	0.575	0.625	14.605	15.875	
L	0.070	0.110	1.778	2.794	
L1	0.040	0.066	1.02	1.6764	
L2	0.050	0.07	1.27	1.778	
L3	0.010) BSC	0.25 BSC		



TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

PCB LAND PATTERN




Notes:

- 1. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 2. TOLERANCE 0.10MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 3. DIMENSION L IS MEASURED IN GAUGE LINE.
- 4. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 5. REFER TO JEDEC TO-263AB.



TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

PART MARKING



PART NUMBER = REFER TO
DS PN DECODER FOR DETAILS

X = ASSEMBLY SITE

YY = YEAR

WW = WORK WEEK


LLL = LOT ID

PACKING TYPE

ANTI-STATIC TAPE & REEL (T&R)

QUANTITY / REEL: 800 UNITS

CARRIER TAPE DRAWING



PACKAGE	A0	BO	K0	DO	D1	E	E1	E2	P0	P1	P2	Т
D2PAK (24 mm)	10.80 ±0.10	16.30 ±0,10	4.70 ±0.10	1.50 ±0.10	1.50 +0.1 -0	24.00 ±0,30	1.75 ±0,10	11.50 ±0,10	16.00 ±0.10	4.00 ±0.10	2.00 ±0,10	0.35 ±0,10


NOTE:

- 1.Measured from centeline of sprocket hole to centreline of pocket.
- 2.Cumulative tolerance of 10 sprocket holes is ± 0.20 .
- 3.Camber not to exceed 2mm in 200mm



TO263 (D2PAK)-3L PACKAGE OUTLINE, PART MARKING AND TAPE AND REEL SPECIFICATIONS

REEL DRAWING



DISCLAIMER

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales